Hello everybody! I have a problem like this, I have an ALINX ax7015 debug board with two network interfaces. I know that one of them is connected to the processor (PS) and the other to the FPGA (PL). Tell me how can I create Block Design using Xilinx Vivado 2019 to connect both network interfaces? FPGA zynq7015-clg485-2